For Better Performance Please Use Chrome or Firefox Web Browser

FPGA Design using Verilog HDL

-

Prerequisites: 

Digital Design

Grading Policy: 

Mid-Term Exam: 6 points

Final Exam: 6 points

Assignments: 3 points

Quiz: 2 points

Project: 3 points

Time: 

-

Term: 
Winter 2013
Grade: 
Undergraduate

تحت نظارت وف بومی